

This Page Is Inserted by IFW Operations
and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

**As rescanning documents *will not* correct images,
please do not report the images to the
Image Problem Mailbox.**

Japanese Patent Laid-Open Publication No. Heisei 9-8205

(TITLE OF THE INVENTION)

RESIN-ENCAPSULATED SEMICONDUCTOR DEVICE

5

(CLAIMS)

1. A resin-encapsulated semiconductor device using a lead frame which is shaped in accordance with a two-step etching process to a body wherein a thickness of inner leads is less than that of the lead frame blank, comprising:
- inner leads having the thickness less than that of the lead frame blank; and
- terminal columns integrally connected to the inner leads and having the same thickness with the lead frame blank, the terminal columns possessing a column-shaped configuration which is adapted to be electrically connected to an external circuit, the terminal columns being disposed outside of the inner leads in a manner such that they are coupled to the inner leads in a direction orthogonal to the thickness-wise direction thereof, the terminal columns having terminal portions arranged on top ends thereof, the terminal portions being made of solders, etc. and exposed to the outside beyond a resin encapsulate, each inner lead
- possessing a rectangular cross-section and having four

surfaces including a first surface, a second surface, a third surface and a fourth surface, the first surface being flushed with one surface of a remaining portion of the inner lead having the same thickness with the lead frame blank while being opposed to the second surface, and each of the third and fourth surfaces having a concave shape depressed toward the inside of the inner lead.

2. A resin-encapsulated semiconductor device using
10 a lead frame which is shaped in accordance with a two-step
etching process to a body wherein a thickness of inner
leads is less than that of the lead frame blank,
comprising:

15 inner leads having the thickness less than that of the
lead frame blank; and

20 terminal columns integrally connected to the inner
leads and having the same thickness with the lead frame
blank, the terminal columns possessing a column-shaped
configuration which is adapted to be electrically connected
to an external circuit, the terminal columns being disposed
outside of the inner leads in a manner such that they are
coupled to the inner leads in a direction orthogonal to the
thickness-wise direction thereof, portions of top ends of
the terminal columns being exposed to the outside beyond a
25 resin encapsulate, each inner lead possessing a rectangular

cross-section and having four surfaces including a first surface, a second surface, a third surface and a fourth surface, the first surface being flushed with one surface of a remaining portion of the inner lead having the same thickness with the lead frame blank while being opposed to the second surface, and each of the third and fourth surfaces having a concave shape depressed toward the inside of the inner lead.

10 3. The resin-encapsulated semiconductor device as claimed in claims 1 or 2, wherein a semiconductor chip is received inward of the inner leads, and electrodes of the semiconductor chip are electrically connected to the inner leads through wires, respectively.

15 4. The resin-encapsulated semiconductor device as claimed in claim 3, wherein the lead frame has a die pad, and the semiconductor chip is mounted onto the die pad.

20 5. The resin-encapsulated semiconductor device as claimed in claim 3, wherein the lead frame does not have a die pad, and the semiconductor chip is fastened to the inner leads using a reinforcing fastener tape.

.25 6. The resin-encapsulated semiconductor device as

claimed in claims 1 or 2, wherein the semiconductor chip is fastened by means of insulating adhesive to the second surfaces of the inner leads on one surface thereof on which the electrodes are located, and the electrodes of the 5 semiconductor chip are electrically connected to the first surfaces of the inner leads through wires, respectively.

7. The resin-encapsulated semiconductor device as claimed in claims 1 or 2, wherein the semiconductor chip is 10 fastened to the second surfaces of the inner leads by bumps thereby to be electrically connected to the inner leads.

(DETAILED DESCRIPTION OF THE INVENTION)

(FIELD OF THE INVENTION)

15 The present invention relates to a resin-encapsulated semiconductor device capable of meeting the requirement for an increase in the number of terminals and resolving problems which are caused in association with position shift and coplanarity of an outer lead.

20

(DESCRIPTION OF THE PRIOR ART)

FIG. 15(a) shows the configuration of a generally known resin-encapsulated semiconductor device (a plastic lead frame package). The shown resin-encapsulated 25 semiconductor device includes a die pad 1511 having a

semiconductor chip 1520 mounted thereon, outer leads 1513 to be electrically connected to the associated circuits, inner leads 1512 formed integrally with the outer leads 1513, bonding wires 1530 for electrically connecting the tips of the inner leads 1512 to the bonding pad 1521 of the semiconductor chip 1520, and a resin 1540 encapsulating the semiconductor chip 1520 to protect the semiconductor chip 1520 from external stresses and contaminants. This resin-encapsulated semiconductor device, after mounting the semiconductor chip 1520 on the bonding pad 1521, is manufactured by encapsulating the semiconductor chip 1520 with the resin. In this resin-encapsulated semiconductor device, the number of the inner leads 1512 is equal to that of the bonding pads 1521 of the semiconductor chip 1520.

And, FIG. 15(b) shows the configuration of a monolayer lead frame used as an assembly member of the resin-encapsulated semiconductor device shown in FIG. 15a. Such a lead frame includes the bonding pad 1521 for mounting the semiconductor chip, the inner leads 1512 to be electrically connected to the semiconductor chip, the outer lead 1513 which is integral with the inner leads 1512 and is to be electrically connected to the associated circuits. This also includes dam bars 1514 serving as a dam when encapsulating the semiconductor chip with the resin, and a frame 1515 serving to support the entire lead frame 1510.

Such a lead frame is formed from a highly conductive metal such as a cobalt, 42 alloy(a 42% Ni-Fe alloy), copper-based alloy by a pressing working process or an etching process. FIG. 15(b) (D) is a cross-sectional view taken along the 5 line F1-F2 of FIG. 15(b) (I).

Recently, there has been growing demand for the miniaturization and reduction in thickness of resin-encapsulated semiconductor device employing lead frames like the lead frame (plastic lead frame package) and the 10 increase of the number of terminals of resin-encapsulated semiconductor package as electronic apparatuses are miniaturized progressively and the degree of the integration of semiconductor device increase progressively. Thus, recent resin-encapsulated semiconductor package, 15 particularly quad plate package(QFPs) and thin quad flat packages (TQFPs) have each a greatly increased number of pins.

Lead frames having inner leads arranged at small pitches among lead frames for semiconductor packages are 20 fabricated by a photolithographic etching process, while lead frames having inner leads arranged at comparatively large pitches among lead frames for semiconductor packages are fabricated by press working. However, lead frames having a large number of fine inner leads to be used for 25 forming semiconductor packages having a large number of

pins are fabricated by subjecting a blank of a thickness on the order of 0.25 mm to an etching process, not a press working.

The etching process for forming a lead frame having fine inner leads will be described hereinafter with reference to FIG. 14. First, a copper alloy or 42 alloy thin sheet of a thickness on the order of 0.25 mm (a lead frame blank 1410) is cleaned perfectly (FIG. 14(a)). Then, a photoresist, such as a water-soluble casein photoresist containing potassium dichromate as a sensitive agent, is spread in photoresist films 1420 over the major surfaces of the thin film as shown in FIG. 14(b).

Then, the photoresist films are exposed, through a mask of a predetermined pattern, to light emitted by a high-pressure mercury lamp, and the thin sheet is immersed in a developer for development to form a patterned photoresist film 1430 as shown in FIG. 14(c). Then, the thin sheet is subjected, when need be, to a hardening process, a washing process and such, and then an etchant containing ferric chloride as a principal component is sprayed against the thin sheet 1410 to etch through portions of the thin sheet 1410 not coated with the patterned photoresist films 1420 so that inner leads of predetermined sizes and shapes are formed as shown in FIG. 14(d).

Then, the patterned resist films are removed, the patterned thin sheet 1410 is washed to complete a lead frame having the inner leads of desired shapes as shown in FIG. 14(e). Predetermined areas of the lead frame thus formed by the etching process are silver-plated. After being washed and dried, an adhesive polyimide tape is stuck to the inner leads for fixation, predetermined tab bars are bent, when need be, and the die pad depressed. In the etching process, the etchant etches the thin sheet in both the direction of the thickness and directions perpendicular to the thickness, which limits the miniaturization of inner lead pitches of lead frames. Since the thin sheet is etched from both the major surfaces as shown in FIG. 14 during the etching process, it is said, when the lead frame has a line-and-space shape, that the smallest possible intervals between the lines are in the range of 50 to 100% of the thickness of the thin sheet. From the viewpoint of forming the outer lead having a sufficient strength, generally, the thickness of the thin sheet must be about 0.125 mm or above. Furthermore, the width of the inner leads must be in the range of 70 to 80 μ m for successful wire bonding. When the etching process as illustrated in FIG. 14 is employed in fabricating a lead frame, a thin sheet of a small thickness in the range of 0.125 to 0.15 mm is used and inner leads are formed by etching so that the

fine tips thereof are arranged at a pitch of about 0.5 mm.

However, recent miniature resin-encapsulated semiconductor package requires inner leads arranged at pitches in the range of 0.13 to 0.15 mm, far smaller than 0.165 mm. When a lead frame is fabricated by processing a thin sheet of a reduced thickness, the strength of the outer leads of such a lead frame is not large enough to withstand external forces that may be applied thereto during the subsequent processes including an assembling process and a chip mounting process. Accordingly, there is a limit to the reduction of the thickness of the thin sheet to enable the fabrication of a minute lead frame having fine leads arranged at very small pitches by etching.

An etching method previously proposed to overcome such difficulties subjects a thin sheet to an etching process to form a lead frame after reducing the thickness of portions of the thin sheet corresponding to the inner leads of the lead frame by half-etching or pressing to form the fine inner leads by etching without reducing the strength of the outer leads. However, problems arise in accuracy in the subsequent processes when the lead frame is formed by etching after reducing the thickness of the portions corresponding to the inner leads by pressing; for example, the smoothness of the surface of the plated areas

is unsatisfactory, the inner leads cannot be formed in a flatness and a dimensional accuracy required to clamp the lead frame accurately for bonding and molding, and a platemaking process must be repeated twice making the lead fabricating process intricate. It is also necessary to repeat a platemaking process twice when the thickness of the portions of the thin sheet corresponding to the inner leads is reduced by half etching before subjecting the thin sheet to an etching process for forming the lead frame, which also makes the lead frame fabricating process intricate. Thus, this previously proposed etching method has not yet been applied to practical lead frame fabricating processes.

15 (SUBJECT MATTERS TO BE SOLVED BY THE INVENTION)

On the other hand, because a pitch among inner leads is made narrow as the number of terminals is increased, it is considered important to know whether a problem is caused or not in association with position shift or coplanarity of 20 an outer lead when implementing a chip mounting process. Accordingly, the present invention has been made in an effort to solve the problems occurring in the related art, and an object of the present invention is to provide a resin-encapsulated semiconductor device capable of meeting 25 the requirement for an increase in the number of terminals

and resolving problems which are caused in assoc:
position shift and coplanarity of an outer lead.

(MEANS FOR SOLVING THE SUBJECT MATTERS)

- 5 According to one aspect of the present invention there is provided a resin-encapsulated semiconductor using a lead frame which is shaped in accordance with a two-step etching process to a body wherein a thickness of the inner leads is less than that of the lead frame comprising: inner leads having the thickness less than that of the lead frame blank; and terminal columns interconnected to the inner leads and having the same thickness as that of the lead frame blank, the terminal columns providing a column-shaped configuration which is adapted 10 electrically connected to an external circuit, the columns being disposed outside of the inner lead frame in a manner such that they are coupled to the inner lead frame direction orthogonal to the thickness-wise direction thereof, the terminal columns having terminal portions 15 arranged on top ends thereof, the terminal portions being made of solders, etc. and exposed to the outside being resin encapsulated, outer surfaces of the terminal columns also being exposed to the outside beyond the encapsulate, each inner lead possessing a rectangular cross-section and having four surfaces including a 20 25

surface, a second surface, a third surface and a fourth surface, the first surface being flushed with one surface of a remaining portion of the inner lead having the same thickness with the lead frame blank while being opposed to the second surface, and each of the third and fourth surfaces having a concave shape depressed toward the inside of the inner lead.

According to another aspect of the present invention there is provided a resin-encapsulated semiconductor device using a lead frame which is shaped in accordance with a two-step etching process to a body wherein a thickness of inner leads is less than that of the lead frame blank comprising: inner leads having the thickness less than that of the lead frame blank; and terminal columns integral connected to the inner leads and having the same thickness with the lead frame blank, the terminal columns possessing a column-shaped configuration which is adapted to be electrically connected to an external circuit, the terminal columns being disposed outside of the inner leads in a manner such that they are coupled to the inner leads in a direction orthogonal to the thickness-wise direction thereof, portions of top ends of the terminal columns being exposed to the outside beyond a resin encapsulate, outer surfaces of the terminal columns also being exposed to the outside beyond the resin encapsulate, each inner lead

possessing a rectangular cross-section and having four surfaces including a first surface, a second surface, a third surface and a fourth surface, the first surface being flushed with one surface of a remaining portion of the inner lead having the same thickness with the lead frame blank while being opposed to the second surface, and each of the third and fourth surfaces having a concave shape depressed toward the inside of the inner lead.

According to another aspect of the present invention, a semiconductor chip is received inward of the inner leads, and electrodes (pads) of the semiconductor chip are electrically connected to the inner leads through wires, respectively. According to another aspect of the present invention, the lead frame has a die pad, and the semiconductor chip is mounted onto the die pad. According to another aspect of the present invention, the lead frame does not have a die pad, and the semiconductor chip is fastened to the inner leads using a reinforcing fastener tape. According to still another aspect of the present invention, the semiconductor chip is fastened by means of insulating adhesive to the second surfaces of the inner leads on one surface thereof on which the electrodes are located, and the electrodes of the semiconductor chip are electrically connected to the first surfaces of the inner leads through wires, respectively. According to yet still

another aspect of the present invention, the semiconductor chip is fastened to the second surfaces of the inner leads by bumps thereby to be electrically connected to the inner leads. In the above descriptions, in the case that the terminal columns have terminal portions which are arranged on top ends of the terminal columns, with the terminal portions made of solders, etc. and exposed to the outside beyond the resin encapsulate, while it is the norm that the terminal portions comprising the solders, etc. are exposed to the outside beyond the resin encapsulate, it is not necessarily required for the terminal portions to be projected beyond the resin encapsulate. Moreover, while it is possible to use the outside surfaces of the terminal columns while they are not encapsulated by the resin encapsulate and they are exposed to the outside, the outside surfaces of the terminal columns which are not encapsulated by the resin encapsulate, can be covered by a protective frame using adhesive, etc.

20 [WORKING FUNCTIONS]

The resin-encapsulated semiconductor device in accordance with the present invention can meet a demand for an increase in the number of terminals. At the same time, in the resin-encapsulated semiconductor device, because the forming process of the outer leads as in the case of using

a mono-layered lead frame shown in FIG. 13(b) is not required, it is possible to provide a semiconductor device in which no problems are caused in association with position shift and coplanarity of the outer leads. More particularly, the use of a multi-pinned lead frame shaped in a manner that inner leads have a thickness less than that of the lead frame blank by a two-step etching process, that is, the inner leads are arranged at a fine pitch, can meet a demand for an increase in the pin number of the semiconductor device. Furthermore, by using the lead frame which is fabricated by a two-step etching process as will be described later with reference to FIG. 1, the second surface of each inner lead has coplanarity, and is excellent in wire-bonding property. In addition, since the first surface of the inner lead is also a flat surface and the third and fourth surfaces are depressed toward the inside of the inner lead, the inner leads are stable and coplanarity width upon wire bonding process can be enlarged.

20

[EMBODIMENTS]

Embodiments of the resin-encapsulated semiconductor device in accordance with the present invention will now be described with reference to the attached drawings. First,
25 a resin-encapsulated semiconductor device in accordance

with a first embodiment of the present invention described hereinafter with reference to FIGS. 1(a) through 1(c). FIG. 1(a) is a cross-sectional view of the encapsulated semiconductor device according to the embodiment of the present invention. FIG. 1(b) is a sectional view of an inner lead taken along the line of FIG. 1(a), and FIG. 1(c) is a cross-sectional view of a terminal column taken along the line B1-B2 of FIG. 1(a). Moreover, FIG. 2(a) is a perspective view of the encapsulated semiconductor device according to the embodiment of the present invention, FIG. 2(b) is a view of the resin-encapsulated semiconductor device of FIG. 2(a), and FIG. 2(c) is a bottom view of the encapsulated semiconductor device of FIG. 2(a). In FIGS. 1 and 2, a drawing reference numeral 100 represents an encapsulated semiconductor device, 110 a semiconductor chip, 111 electrodes (pads), 120 wires, 130 a lead frame, 131 inner leads, 131Aa a first surface, 131Ab a second surface, 131Ac a third surface, 131Ad a fourth surface, 133 terminal columns, 133A terminal portions, 133B side surfaces, 133S a top surface, 135 a die pad, and 140 a resin encapsulate.

In the resin-encapsulated semiconductor device according to the first embodiment, as shown in FIG. 2(a), the semiconductor chip 110 is placed inward of the lead frame 130.

leads 131. As can be readily seen from FIG. 1(a), the semiconductor chip 110 is mounted on the die pad 135 at one surface thereof which is opposed to the other surface thereof where the electrodes pads 111 of the semiconductor chip 110 are arranged. Each electrode pad 111 is electrically connected to the second surface 131A_b of the inner lead 131 through the wire 120. The electrical connection between the resin-encapsulated semiconductor device 100 of this embodiment and an external circuit is achieved by mounting the resin-encapsulated semiconductor device 100 via the terminal portions 133A each being made of a semi-spherical solder, on a printed circuit substrate, with the terminal portions 133A located on the top surfaces 133S of the terminal columns 133, respectively. In the resin-encapsulated semiconductor device of the first embodiment of the present invention, it is not necessarily required to provide a protective frame 180, and instead, a structure, as shown in FIG. 1(d), in which no protective frame is used can be adopted.

The lead frame 130 used in the semiconductor device 100 according to the first embodiment is made of a 42% nickel-iron alloy. Therefore, the lead frame 130A which has a contour as shown in FIG. 9(a) and is shaped by an etching process, is used as the lead frame 130. The lead frame 130 has inner leads 131 which are shaped to have a

thickness less than that of the terminal columns 133 or other portions. Dam bars 136 serve as a dam when encapsulating the semiconductor chip 110 with a resin. Moreover, although the lead frame 130A which is processed by etching to have the contour as shown in FIG. 1(a) is used in this embodiment, the lead frame is not limited to such a contour because portions except the inner leads 131 and the terminal columns 133 are not necessary. The inner leads 131 have a thickness of 40 μ m whereas the portions of the lead frame 130 other than the inner leads 131 have a thickness of 0.15 mm which corresponds to the thickness of the lead frame blank. The other portions of the lead frame 130 except the inner leads 131 may not have the thickness of 0.15 mm, but have a thickness of 0.125 mm-0.50 mm which is thinner. The tips of the inner leads 131 have a small pitch of 0.12 mm so as to achieve an increase in the number of terminals for semiconductor devices. The second face 131Ab of the inner lead 131 has a substantially flat profile so as to allow an easy wire bonding thereon. Also, as shown in FIG. 1(b), because the third and fourth faces 131Ac and 131Ad have a concave shape which is depressed toward the inside of the associated inner lead, a high strength can be obtained even though the second face (wire bonding surface) 131Ab is narrowed.

In the present embodiment, since twisting does not

occur in the inner leads 131 irrespective of whether the inner leads 131 is long or not. The inner leads having the contour, as shown in FIG. 9(a), in which the tips of the inner leads 131 are separated one from another, are prepared by the etching process, and the inner leads are resin-encapsulated after mounting the semiconductor chip thereon as will be described later. However, where the inner leads 131 are long in their length and have a tendency for the generation of twisting therein, it is impossible to fabricate the lead frame by etching to have the contour as shown in FIG. 9(a). Therefore, after etching the lead frame in a state where the tips of the inner leads are fixed to the connecting portion 131B as shown in FIG. 9(c)(1), the inner leads 131 are fixed with the reinforcing tape 160 as shown in FIG. 9(c)(□). Then, the connecting portions 131B which are not necessary in the fabrication of the resin-encapsulated semiconductor device are removed by a press as shown in FIG. 9(c)(△), and a semiconductor device is then mounted on the lead frame.

Hereinafter, a method for the fabrication of the resin-encapsulated semiconductor device will now be described with reference to FIG. 8. First, the lead frame 130A, as shown in FIG. 9(a), which is shaped by the etching process as will be described later, is prepared such that the second surfaces 131Ab of the inner leads 131 are

directed upward (FIG. 8(a)).

Then, the semiconductor chip 110 is mounted onto the die pad 135 such that the surfaces of the semiconductor chip 110 on which the electrodes 111 are arranged, are directed upward (FIG. 8(b)).

Next, after the semiconductor chip 110 is fastened onto the die pad 135, the electrodes 111 of the semiconductor chip 110 and the second surfaces 131AB of the inner leads 131 are bonded with each other using wires 120 (FIG. 8(c)).

Subsequently, encapsulation is carried out with the conventional resin encapsulate 140. Thereafter, unnecessary portions of the lead frame 130 which are protruded from the resin encapsulate 140 are cut by a press 15 to form terminal columns 133 and also the side surfaces 133B of the terminal columns 133 (FIG. 8(d)).

Then, the dam bars 136, the frame portions 137, etc. of the lead frame 130A as shown in FIG. 9 are removed. Next, the terminal portions 133A each made of the semi-20 spherical solder are arranged on the outer surface of each terminal column 133 to fabricate a resin-encapsulated semiconductor device (FIG. 8(e)).

Thereafter, the protective frame 180 is arranged by means of adhesive around an entire outer surface of the resultant structure in such a manner that the side surfaces 25

of the terminal columns 133 are covered thereby (FIG. 6(f)). At this time, the protective frame 180 functions to reinforce the semiconductor device. In other words, the protective frame 180 serves to prevent moisture from leaking into a gap between the resin encapsulate and the terminal columns due to the fact that the side surfaces of the terminal columns are exposed to the outside, whereby a crack is not formed in the semiconductor device and the breakage of the semiconductor device is avoided. However, persons skilled in the art will readily appreciate that it is not necessarily required to provide the protective frame 180. Also, when such an encapsulating process by the resin is carried out using a desired mold, the encapsulating process is implemented in a state wherein the outer side surfaces of the terminal columns of the lead frame are somewhat protruded out of the resin encapsulate.

A method for etching the lead frame of the first embodiment will now be described in conjunction with the attached drawings. FIG. 11 is of cross-sectional views respectively illustrating sequential steps of the etching process for the lead frame of the first embodiment. In particular, the cross-sectional views of FIG. 1 correspond to a cross section taken along the line D1-D2 of FIG. 9(a). In FIG. 11, the reference numeral 1110 denotes a lead frame blank, 1120A and 1120B resist patterns, 1130 first opening,

1140 second openings, 1150 first concave portions, 1160
second concave portions, 1170 flat surfaces, and 1180 an
etch-resistant layer. First, a water-soluble casein resist
using potassium dichromate as a sensitive agent is coated
5 over both surfaces of the lead frame blank 1110 made of a
42% nickel-iron alloy and having a thickness of about 0.15
mm. Using desired pattern plates, the resist films are
patterned to form resist patterns 1120A and 1120B having
first opening 1130 and second openings 1140, respectively
10 (FIG. II(a)).

The first opening 1130 is adapted to etch the lead
frame blank 1110 to have a flat etched bottom surface to a
thickness smaller than that of the lead frame blank 1110 in
a subsequent process. The second openings 1140 are adapted
15 to form desired shapes of tips of inner leads. Although
the first opening 1130 includes at least an area forming
the tips of the inner leads 1110, a topology generated by
partially thinned portion by etching in a subsequent
process can cause hindrance in a taping process or a
clamping process for fixing the lead frame. Thus, an area
20 to be etched needs to be large without being limited to
fine portions of the tips of the inner leads. Thereafter,
both surfaces of the lead frame blank 1110 formed with the
resist patterns are etched using a 48 Be' ferric chloride
25 solution of a temperature of 57°C at a spray pressure of

2.5 kg/cm². The etching process is terminated at the point of time when first recesses 1150 etched to have a flat etched bottom surface have a depth h corresponding to $\frac{1}{3}$ of the thickness of the lead frame blank (FIG. II(a)).

5 Although both surfaces of the lead frame blank 1110 are simultaneously etched in the primary etching process, it is not necessary to simultaneously etch both surfaces of the lead frame blank 1110. The reason why both surfaces of the lead frame blank 1110 are simultaneously etched, as in this embodiment, is to reduce the etching time taken in a secondary etching process as will be described later. The total time taken for the primary and secondary etching processes is less than that taken in the case of etching of only one surface of the lead frame blank on which the resist pattern 1120B is formed. Subsequently, the surface provided with the first recesses 1150 respectively etched at the first opening 1130 is entirely coated with an etch-resistant hot-melt wax (acidic wax type MR-WB6, The Incotec Inc.) by a die coater to form an etch-resistant layer 1180 so as to fill up the first recesses 1150 and to cover the resist pattern 1120A (FIG. II(c)).

10 It is not necessary to coat the etch-resistant layer 1180 over the entire portion of the surface provided with the resist pattern 1120A. However, it is preferred that the etch-resistant layer 1180 be coated over the entire

portion of the surface formed with the first recesses and first opening 1130, as shown in FIG. 11(c), because it is difficult to coat the etch-resistant layer 1180 on the surface portion including the first recesses.

5 Although the etch-resistant layer 1180 wax employed in this embodiment is an alkali-soluble wax, any surface resistant to the etching action of the etchant solution remaining somewhat soft during etching may be used.

10 For forming the etch-resistant layer 1180 is not limited to the above-mentioned wax, but may be a wax of a UV-sensitive type. Since each first recess 1150 etched by the primary etching process at the surface formed with the pattern is adapted to form a desired shape of the inner lead 1120 filled up with the etch-resistant layer 1180, it is further etched in the following secondary etching process.

15 The etch-resistant layer 1180 also enhances the mechanical strength of the lead frame blank for the second etching process, thereby enabling the second etching process to be conducted while keeping a high accuracy. It is possible to enable a second etchant solution to be sprayed at an increased spraying pressure, for example, 2.5 kg or above, in the secondary etching process. The increased spraying pressure promotes the progress of etching in direction of the thickness of the lead frame blank in the secondary etching process. Then, the lead frame blank

20

25

subjected to a secondary etching process. In this secondary etching process, the lead frame blank 1110 is etched at its surface formed with first recesses 1150 having a flat etched bottom surface, to completely 5 perforate the second recesses 1160, thereby forming the tips of inner leads 131A (FIG. 11.d)).

The bottom surface 1170 of each recess formed by the primary etching process is flat. However, both side surfaces of each recess positioned at opposite sides of the bottom surface 1170 have a concave shape depressed toward the inside of the inner lead. Then, the lead frame blank is cleaned. After completion of the cleaning process, the etch-resistant layer 1180, and resist films (resist patterns 1120A and 1120B) are sequentially removed. Thus, 10 a lead frame 130A having a structure of FIG. 9(a) is obtained in which tips of the inner leads 131A are arranged at a fine pitch. The removal of the etch-resistant layer 1180 and resist films (resist patterns 1120A and 1120B) is achieved using a sodium hydroxide solution serving to 15 dissolve them.

The processes for manufacturing the lead frame as shown in FIG. 11, is to form by means of etching the lead frame having the tips of the inner leads used in this embodiment of the present invention, which have a thickness 20 less than that of the lead frame. Especially, the first

surfaces 131Aa of the tips of the inner leads as shown in FIG. 1, are flushed with one surfaces of remaining portions of the inner leads having the same thickness with the lead frame while being opposed to the second surfaces 131Ab, and the third and fourth surfaces are formed to have a concave shape which is depressed toward the inside of the inner leads. Where a semiconductor chip is mounted on the second surfaces 131Ab of the inner leads by means of bumps for an electrical connection therebetween, as in a semiconductor device according to a third embodiment as will be described hereinafter, an increased tolerance for the connection by bumps is obtained when the second surface 131Ab has a concave shape depressed toward the inside of the inner lead. To this end, an etching method shown in FIG. 12 is adopted in this case. The etching method shown in FIG. 12 is the same as that of FIG. 11 in association with its primary etching process. After completion of the primary etching process, the etching method is conducted in a manner different from that of the etching method of FIG. 11 in that the second etching process is conducted at the side of the first recesses 1150 after filling up the second recesses 1160 by the etch-resist layer 1180, thereby completely perforating the second recesses 1160. At this time, by implementing the primary etching process, etching at the side of the second openings 1140 is performed in a

sufficient manner. The cross section of each inner lead, including its tip, formed in accordance with the etching method of FIG. 12, has a concave shape depressed toward the inside of the inner lead at the second surface 131Ab, as shown in FIG. 6(b).

The etching method in which the etching process is conducted at two separate steps, respectively, as in that of FIGS. 11 and 12, is generally called a "two-step etching method". This etching method is advantageous in that a desired fineness can be obtained. The etching method used to fabricate the lead frame 130A of the first embodiment shown in FIG. 9 involves the two-step etching method and the method for forming a desired shape of each lead frame portion while reducing the thickness of each pattern formed. In particular, the etching method makes it possible to achieve a desired fineness. In accordance with the method illustrated in FIGS. 11 and 12, the fineness of the tip of each inner lead 131A formed by this method is dependent on the shape of the second recesses 1160 and the thickness t of the inner lead tip which is finally obtained. For example, where the blank has a thickness t reduced to 50 μm , the inner leads can have a fineness corresponding to a lead width W_1 of 100 μm and a tip pitch p of 0.15 mm, as shown in FIG. 11(e). In the case of using a small blank thickness t of about 30 μm and a lead

width W_1 of 70 μm , it is possible to form inner leads having a fineness corresponding to an inner lead pitch p of 0.12 μm . Of course, it may be possible to form inner leads having a further reduced tip pitch by adjusting the blank thickness t and the lead width W_1 . That is to say, an inner lead tip pitch p up to 0.08 μm , a blank thickness up to 25 μm , and a lead width W_1 up to 40 μm can be obtained.

In the case where twisting of the inner leads does not occur in the fabricating process, as in the case where the inner leads are short in their length, a lead frame illustrated in FIG. 9(a) can be directly obtained. However, where the inner leads are long in length as compared to those of the first embodiment, the inner leads have tendency for the generation of twisting. Thus, in this case, the lead frame is obtained by etching in a state where the tips of the inner leads are bound to each other by a connecting member 131B as shown in FIG. 9(c)(1). Then, the connecting member 131B which is not necessary for the fabrication of a semiconductor package is cut off by means of a press to obtain a lead frame shaped as shown in FIG. 9(a).

Moreover, as described above, where unnecessary portions in a structure shown in FIG. 9(c)(1) are cut to obtain the lead frame having the contour shown in FIG.

9(a), a reinforcing tape 160 (a polyimide tape is generally used, as shown in FIG. 9(c)(1)). While the connecting member 131B is cut off by means of a press to obtain the contour shown in FIG. 9(c)(D), a semiconductor device is mounted on the lead frame still having the reinforcing tape attached thereto. Also, the mounted semiconductor device is encapsulated with a resin in a condition where the lead frame still has the tape. The line E11-E12 illustrates a cut portion.

10 The tip of the inner lead 131 of the lead frame used in the semiconductor device of this first embodiment has a cross-sectional shape as shown in FIG. 13(1)(a). The tip 131A has an etched flat surface (second surface) 131AB which is substantially flat and therefore has a width W1 slightly greater than the width W2 of an opposite surface. The widths W1 and W2 (about 1000 μ m) are more than the width W at the central portion of the tips when viewed in the direction of the inner lead thickness. Thus, the tip of the inner lead has a cross-sectional shape having 15 opposite wide surfaces. To this end, although either of the opposite surfaces of the tip 131A can be easily electrically connected to a semiconductor device (not shown) by a wire 120A or 120B, this embodiment illustrates the use of the etched flat surface for wire-bonding as 20 25 shown in FIG. 13(D)(a). In FIG. 13, a reference numeral

131Ab depicts an etched flat surface, 131Aa a surface of a lead frame blank, and 121A and 121B, respectively, a plated portion. In the case of FIG. 13(B)(a), there has particularly excellent in wire-bonding property, because the etched flat surface does not have roughness. FIG. 13(1) shows that the tip 1331B of the inner lead of the lead frame fabricated according to the process illustrated in FIG. 14 is wire-bonded to a semiconductor device. In this case, however, both the opposite surfaces of the tip 10 1331B of the inner lead are flat, but have a width smaller than that in a direction of the inner lead thickness. In addition to this, as both the opposite surfaces of the tip 1331B is formed of surfaces of the lead frame blank, these 15 surfaces have an inferior wire-bonding property as compared to that of the etched flat surface of this first embodiment. FIG. 13(2) shows that the inner lead tip 1331C or 1331D, obtained by thinning in its thickness by a means of a press (coining) and then by etching, is wire-bonded to a semiconductor device (not shown). In this 20 case, however, a pressed surface of the inner lead tip is not flat as shown FIG. 13(2). Thus, the wire-bonding on either of the opposite surfaces as shown in FIG. 13(2)(a) or FIG. 13(2)(b) often results in an insufficient wire-bonding stability and a problematic quality. The drawing 25 reference numeral 1331Ab represents a coining surface.

A modified example of the resin-encapsulated semiconductor device in accordance with the first embodiment of the present invention will be described hereinafter. FIGS. 3(a) through 3(e) are cross-sectional views of the modified example of the resin-encapsulated semiconductor device in accordance with the first embodiment of the present invention. The semiconductor device of the modified example as shown in FIG. 3(a), is different from that of the first embodiment in that a position of the die pad 135 is changed, that is, the die pad 135 is exposed to the outside. By the fact that the die pad 135 is exposed to the outside, the heat dissipation property is improved as compared to the first embodiment. Also, in the semiconductor device of the modified example as shown in FIG. 3(b), because the die pad 135 is exposed to the outside, the heat dissipation property is improved as compared to the first embodiment. Unlike the first embodiment or the modified example as shown in FIG. 3(a), in the present modified example as shown in FIG. 3(b), because a direction of the semiconductor device 110 is changed, the first surfaces of the lead frame are established as the wire bonding surfaces. The modified examples as shown in FIGS. 3(c), 3(d) and 3(e), illustrate semiconductor devices which are obtained by modifying the semiconductor devices of the first embodiment, the modified

example as shown in FIG. 3(a) and the modified example as shown in FIG. 3(b), wherein the semi-spherical solders are not used, and instead, the top surfaces of the terminal columns are directly used as the terminal portions, whereby an entire manufacturing procedure can be simplified.

Next, a resin-encapsulated semiconductor device in accordance with a second embodiment of the present invention will be described. FIG. 4(a) is a cross-sectional view of the resin-encapsulated semiconductor device in accordance with the second embodiment of the present invention, FIG. 4(b) is a cross-sectional view illustrating inner leads, taken along the line A3-A4 of FIG. 4(a), and FIG. 4(c) is a cross-sectional view illustrating a terminal column, taken along the line B3-B4 of FIG. 4(a). Because an outer appearance of the semiconductor device of the second embodiment is substantially the same as that of the first embodiment, it is not illustrated in the drawings. In FIG. 3, the drawing reference numeral 200 represents a semiconductor device, 210 a semiconductor chip, 211 electrodes (pads), 220 wires, 230 a lead frame, 231 inner leads, 231Ab a second surface, 231Ac a third surface, 231Ad a fourth surface, 233 terminal columns, 233A terminal portions, 233B side surfaces, 233S top surfaces, 240 a resin encapsulate, and 270 a reinforcing fastener tape. In the semiconductor device of

this second embodiment, the lead frame 230 does not have a die pad, the semiconductor chip 210 is fastened to the inner leads 231 by the reinforcing fastener tape 220, and the semiconductor chip 210 is electrically connected at its electrodes (pads) 211 to the second surfaces 231a/b of the inner leads 231 by wires 220. Also, in the case of this second embodiment, similarly to the first embodiment, the electrical connection between the resin-encapsulated semiconductor device 200 of this embodiment and an external circuit is achieved by mounting the resin-encapsulated semiconductor device 200 via the terminal portions 233A each being made of a semi-spherical solder, on a printed circuit substrate, with the terminal portions 233A located on the top surfaces 233S of the terminal columns 233, respectively.

In addition, the semiconductor device of this second embodiment does not have a die pad as shown in FIGs. 10(a) and 10(b). The manufacturing method of the semiconductor device of this embodiment using the lead frame 230A which is shaped by the etching process is substantially the same as that of the first embodiment except that, while in the case of the first embodiment, the wire bonding process and resin encapsulating process are performed in a state wherein the semiconductor chip is fastened to the inner leads, in the case of the second embodiment, the wire

bonding process and resin encapsulating process are performed in a state wherein the semiconductor chip 210 is fastened together with the inner leads 231 by the reinforcing fastener tape 270. Also, the cutting process for the unnecessary portions and the terminal portion forming process after resin encapsulating process are implemented in the same way as the first embodiment. The lead frame 230 as shown in FIG. 10(a) is obtained in the same manner by which the lead frame 130A as shown in FIG. 9(a) is obtained. In other words, by cutting the resultant structure obtained after etching the structure as shown in FIG. 10(c)(1), the contour as shown in FIG. 10(a) is obtained. At this time, the conventional reinforcing fastener tape 260 (the polyimide tape) as shown in FIG. 10(c)(D), which performs a reinforcing function is used.

FIG. 5(a) through 5(c) are cross-sectional views illustrating modified examples of the semiconductor device of the second embodiment. The semiconductor device as shown in FIG. 5(a) is different from the semiconductor device of the second embodiment, in that the surface of the semiconductor chip thereof which has the electrodes is directed downward. The modified examples as shown in FIGS. 5(b) and 5(c), illustrate semiconductor devices which are obtained by modifying the semiconductor devices of the second embodiment and the modified example as shown in FIG.

5(a), wherein the semi-spherical solders are not used, and instead, the top surfaces of the terminal columns are directly used as the terminal portions. In these examples, because a protective frame is not used and the side 5 surfaces 333B of the terminal columns 333 are exposed to the outside, a checking operation by a test, etc. can be easily performed.

Hereinafter, a resin-encapsulated semiconductor device in accordance with a third embodiment of the present invention will be described. FIG. 6(a) is a cross-sectional view of the resin-encapsulated semiconductor device of the third embodiment, FIG. 6(b) is a cross-sectional view illustrating inner leads, taken along the line A5-A6 of FIG. 6(a), and FIG. 6(c) is a cross-sectional view illustrating a terminal column, taken along the line B5-B6 of FIG. 6(b). Because an outer appearance of the semiconductor device of the this third embodiment is substantially the same as that of the first embodiment, it is not illustrated in the drawings. In FIG. 6, the drawing reference numeral 300 represents a semiconductor device, 310 a semiconductor chip, 312 bumps, 330 a lead frame, 331 inner leads, 331Aa a first surface, 331Ab a second surface, 331Ac a third surface, 331Ad a fourth surface, 333 terminal columns, 333A terminal portions, 333B side surfaces, 333S top surfaces, 340 a resin encapsulate, and 350 a

reinforcing fastener tape. In the semiconductor device of this third embodiment, the semiconductor chip 310 is fastened to the second surfaces 331Ab of the inner leads 331 by the bumps 311 thereby to be electrically connected to the second surfaces 331Ab. The lead frame 330 has a contour as shown in FIGS. 10(a) and 10(b), which is formed by the etching process of FIG. 11. As shown in FIG. 13(1)(b), both widths W1A and W2A (about 100 μ m) at top and bottom ends of the inner leads 331 are larger than a width WA at a center portion in a thickness-wise direction. Due to the fact that the second surfaces 331Ab of the inner leads 331 is depressed toward the inside of the inner leads and the first surfaces 331Aa are flat, a desired fineness can be obtained. Also, when the second surfaces 331Ab of the inner leads 331 are electrically connected to the semiconductor chip via bumps, easy connection can be accomplished as shown in FIG. 13(□)(b). Further, in the case of this third embodiment, as in the case of the first and second embodiments, the electrical connection between the resin-encapsulated semiconductor device 300 of this embodiment and an external circuit is achieved by mounting the resin-encapsulated semiconductor device 300 via the terminal portions 333A each being made of a semi-spherical solder, on a printed circuit substrate, with the terminal portions 333A located on the top surfaces of the terminal

columns 333, respectively.

In addition, unlike the semiconductor device of the first embodiment, the semiconductor device of this third embodiment uses a lead frame which is shaped by the etching process as shown in FIG. 12. However, the manufacturing method of the semiconductor device of this embodiment is substantially the same as that of the first embodiment except that, while in the case of the first embodiment, the wire bonding process and resin encapsulating process are performed in a state wherein the semiconductor chip is fastened to the inner leads, in the case of this third embodiment, the wire bonding process and resin encapsulating process are performed in a state wherein the semiconductor chip 310 is fastened to the inner leads 331 via the bumps. Also, the cutting process for the unnecessary portions and the terminal portion forming process after resin encapsulating process are implemented in the same way as the first embodiment.

FIG. 6(d) is a cross-sectional view illustrating a modified example of the semiconductor device in accordance with the third embodiment of the present invention. In the modified example of the semiconductor device as shown in FIG. 6(d), the terminal portions each comprising the semi-spherical solder are not provided, and the top surfaces of the terminal columns are directly used as the terminal

portions. Because the protective frame is not used and the side surfaces 333B of the terminal columns 333 are exposed to the outside, a checking operation by a test, etc. can be easily performed.

5 Hereinafter, a resin-encapsulated semiconductor device in accordance with a fourth embodiment of the present invention will be described. FIG. 7(a) is a cross-sectional view of the resin-encapsulated semiconductor device of the fourth embodiment, FIG. 7(b) is a cross-sectional view illustrating inner leads, taken along the line A7-A8 of FIG. 7(a), and FIG. 7(c) is a cross-sectional view illustrating a terminal column, taken along the line B7-B8 of FIG. 7(b). Because an outer appearance of the semiconductor device of this fourth embodiment is substantially the same as that of the first embodiment, it is not illustrated in the drawings. In FIG. 7, the drawing reference numeral 400 represents a semiconductor device, 410 a semiconductor chip, 411 pads, 430 a-lead frame, 431 inner leads, 431Aa a first surface, 431Ab a second surface, 431Ac a third surface, 431Ad a fourth surface, 433 terminal columns, 433A terminal portions, 433B side surfaces, 433S top surfaces, 440 a resin encapsulate, and 470 insulating adhesive. In the semiconductor device of this fourth embodiment, one surface of the semiconductor chip 410 on which the pads 411 are disposed is fastened to the second

surfaces 431Ab of the inner leads 431 by the insul.
adhesive 470, and the pads 411 and the first surfaces
of the inner leads 431 are electrically connected with
other by wires 420. The semiconductor device of
5 fourth embodiment uses the same lead frame which is use
the third embodiment, which has the contour as shown
FIG. 10(a) and 10(b). Also, in the case of this fourth
embodiment, as in the case of the first and second
10 embodiments, the electrical connection between the res-
encapsulated semiconductor device 400 of this embodiment
and an external circuit is achieved by mounting the res-
encapsulated semiconductor device 400 via the terminal
portions 433A each being made of a semi-spherical solder
on a printed circuit substrate, with the terminal portion
15 433A located on the top surfaces of the terminal column
433, respectively.

FIG. 7(d) is a cross-sectional view illustrating
modified example of the semiconductor device in accordance
with the fourth embodiment of the present invention.
20 the modified example of the semiconductor device as shown
in FIG. 7(d), the terminal portions each comprising the
semi-spherical solder are not provided, and the top
surfaces of the terminal columns are directly used as the
terminal portions. Because the protective frame is not
25 used and the side surfaces 433B of the terminal columns 433

are exposed to the outside, a checking operation by a test, etc. can be easily performed.

(EFFECTS OF THE INVENTION)

5 The present invention provides a resin-encapsulated semiconductor device employing the above-mentioned lead frame, which is capable of meeting a demand for the increased terminal number. Furthermore, the resin-
10 encapsulated semiconductor device in accordance with this invention does not require a process of cutting or bending the dam bars as in the case of using a lead frame having outer leads as shown in FIG. 13(b). As a result of this, the resin-encapsulated semiconductor device does not have a problem in that the outer leads are bent, or a problem
15 associated with coplanarity. In addition to these advantages, the resin-encapsulated semiconductor device has a shortened interconnection length as compared to the QTP or the BGA, whereby the semiconductor device can be reduced in a parasitic capacity, and shortened in a transfer delay
20 time.

55:543 v:

55:543 v1

特開平9-8205

(1)公報日 平成9年(1997)8月11日

(1)TAN.CI.
K01C 23/50

第212号 内閣文庫

F1
K01C 23/50

表示用紙

23/12

23/11

-1
1
1(1)出願番号 4827-170490
(2)出願日 平成7年(1995)6月14日

著者名 氏名 氏名の記入 FD 全て記入


(1)出願人 000002897
大日本印刷株式会社
東京都新宿区市谷本郷町一丁目1番1号
(2)発明者 山田 勝一
又又新宿区市谷本郷町一丁目1番1号
大日本印刷株式会社内
(3)発明者 佐々木 大
東京都新宿区市谷本郷町一丁目1番1号
大日本印刷株式会社内
(4)代理人 斎藤士 小西 雄貴

(3)【発明の名称】嵌合封止型半導体装置

(3)(1)【要約】 (3)(2)【発明の内容】

【目的】多穴化に対応と、且つ、アウターリードの位置ズレや平坦化の問題にも対応できる嵌合封止型半導体装置を提供する。

【構成】一般的に複数したリードフレームまたは同じ部品の内側凹部と接続するための端子部133とを有し、且つ、電子部はインナーリードの外周側においてインナーリードに対して嵌み方向には反して抜けられ、電子部の先端面にチップ等からなる電子部を差しここへ。電子部の先端面にチップ等からなる電子部を差しここへ。電子部の外周側の側面を封止用樹脂部から露出させ、電子部の内側の側面を封止用樹脂部から露出させており、インナーリードは、前記形状が四方形で第1面131Aa、第2面131Ab、第3面131Ac、第4面131Adの4面を有しており、かつ第1面はリードフレーム端子と同じ形状の部分の一方の面と同一平面上にあって第2面に向かっており、第3面、第4面はインナーリードの内側に向かって並んだ形状に形成されている。



(メルガの都)

(図版写1) 2段エッチング加工によりインナーリードの厚さがリードフレームよりも厚さよりも常に内側にいたがこれを内側にリードフレームを用いた半導体装置であつて、前記リードフレームに、リードフレームより後よりし鋼のインナーリードと、エインナーリードに一併に連結したリードフレームを内側に取じたその外周部と形成するための辺縁の端子部とを有し、且つ、端子部はインナーリードの外端部においてインナーリードに対して四方内方に固定して設けられており、端子部の元次元に半円形からなる端子部を成し、端子部を封止用皮脂部から露出させ、又子部の内側部の内面を封止用皮脂部から露出させており、インナーリードは、該部はがは万能第1番、第2番、第3番、第4番の4種を有しており、かつ第1番はリードフレーム素材と同じ厚さの他の部分の一方の面と同一平面上にあって第2番に向き合つており、第3番、第4番にはインナーリードの内側に向かって凹んだ形状に形成されていることを特徴とする半導体装置である。

(はス版2) 2年ニッティング加工によりインナーリードの底面がリードフレーム裏面の底面より少し高めに加工されたリードフレームを用いた半導体装置であつて、成形リードフレームは、リードフレーム底面よりも裏面のインナーリードと、底インナーリードに一時に形成したリードフレーム素材とはじばとの内筋面はとげておらずための状態の底面とを有し、且つ、底面にはインナーリードの外筋側においてインナーリードに対してもう方向に直交して抜けられており、底面の元底の一端を封止用封止部から露出させて両手とし、底面の外筋側の側面を封止用封止部から露出させており、インナーリードは、両面底面がほん万円で第1面、第2面、第3面、第4面のく面を有しており、かつ第1面はリードフレーム素材と同じ厚さその他の部分の一方の面と同一面上にあって第2面に向きており、第3面、第4面はインナーリードの内側に向かって凹んだ尾状に形成されていることを有する封止用封止部を有する。

以上第3) 項次項1ないし2において、半導体電子イシテーリード間に表より、該半導体二子の電気部はイヤにてインテーリードと充ててある。これを表すうる事は、以下を示す。

【解説4】 フルスロットルにおいて、リードフレームにダイバッドを挿してあり、車両本体裏面はダイバッド上にあります。固定されていることを確認する時は止錠を外せばいい

お次第51：お次第51において、リードフレームにはダブルドアがないもので、本体底面はインナーリードとともに不規則固定用テープにより固定されていること、外側と下部複数位置を押さない。

（出典6） 動向しないしろにおいて、モスクワニ

は半導体ステムの半導体部の温度センサードの温度

に施設在医療者により審査されており、医師は医療者の
医師は医療者によりインテリードの質と医師が
に施設でいることを主なとする在院型医療施設。

(六四爻爻) ゴホヨ! ないし²において、キムホヌキにパンプによりインテリードの第2区に固定されて、
氣的にインテリードとは反対していることを示すとすると
本卦は止型の吉卦である。

(足跡の旅館の旅)

(0001)

〔表記上の用語説明〕エクス朝は、やはり名品の多さにこだわる傾向で、主に、アクターリードの伝統フレーム（スニニー）やアクターリードの半透明（コブラテリティー）の特徴を引き継ぐ形で作られる。リードフレームを用いた直接封止型の場合は珍しくない。

(00021)

(反応の区域) 施工より用いられたていう薬剤封止型の接着剤 (プラスチックリードフレームパッケージ)

12. 一覧表示用に示されるような用法である。

インナーリード部 15:2、或インナーリード部 15:1
2の左右端とニギス部 15:3.0 の二端は、 $\pm 1.5\%$

とをやるために設立するための「イイ」1530。本体ま
で1530を記念して名づかれた「イイ」。西田からある

1540日からなっており、これはまた1520モリードフレームのダイバッド1511死海にあるましたば

に、左肩！ 540により停止してパッケージとしたもので、ニシタニテ：520の各種パッド1521における

そして、このような反応止歟の半ば休止の段階

（b）に示すような状況のもので、車両体元

511の裏面に沿行された車両は、テロと認定するため
インオーリード1512、インオーリード1512

（当然して）各社企画との面見を行うためのエクスターー
1513. 石川井止下る風のダムとなるダムバー-15-

4. リードフレーム1510全体を支持するフレーム
に、足1515等を留めており、逆元、コバール、4

82 (42×ニッケル-ヒモ). 被膜をそのような
ように重ねた虫糸を用い、プレスをししくはエッジ

図により解説を述べた。図 15 (b) (c)
・図 15 (b) (イ) に示すリードフレーム平野の
1・5・3行は本章で述べる。

00031 このようなリードフレームを採用した複数
部品を並べる（アセンティリードフレームパッ

ージ) においても、電子顕微鏡の観察結果に於ける特徴とニコアテの本性化にはい、小型化かつニコアテの

リード元素のエッティングによる加工を実行してお
が、これが既にとされていました。

(1000枚) しかしながら、近頃、日本ではニッセン工業は、小パッケージでは、まだ電子であるインテリードのピッチが0.165mmピッチを見て、既に0.15~0.13mmピッチまでの品種化努力がでてきた。ニッセン工場において、リード引きのままを verkした場合には、フランクリニトウスニッセンといった品種におけるアフターリードの各品種が販売されているから、直にリード部分の底面を剥いてニッセン加工を行う方法にも結果が出てきた。

(0005) これに反対する方たとして、アカターリードの発達を見出したこと実用化を行う方たで、インテリード部分をハーフエッチングもしくはプレスにより強くしてエッチング加工を行う方が最も多くされている。しかし、プレスにより強くしてエッチング加工をすることには、機工場においての月数が不足する（例えば、カットエリヤの場合は）、ボンディング用モールディング時のクランプに必要なインテリードの必要性、また底板が実現されない、底板を2段行なわなければならぬ、底板加工が非常にならぬ、底板腐食が多くある、そして、インテリード部分をハーフエッチングにより強くしてエッチング加工を行う方法の場合にも、底板を2段行なわなければならず、底板加工が複雑にならうという点があり、いずれも实用化には、まだ至っていないのが現状である。

販売が本邦じようとうするは既に一方、ニッポンの多
テ化にはいインテリードビッチが既くならう。ニッ
ポンも不況下口に、アフターリードの位置ズレ（ス
ピード）やエゼル（コブラナリティー）の位置じがズ
るがほとんどなってきた。エゼルに、このようないはれのも
多テ化にかぶせて、且つ、アフターリードの位置
ズレ（スピード）やエゼル（コブラナリティー）の位置
もかねてできる事はなまの販売をしにくうとするもので

0007】
問題を解決するための手段は、RCMの荷物片止き三種類には、2種エッティング加工によりインナーリードの一
部がリードフレームとの隙間をよりしめ肉にいたるか工
れたリードフレームを用いた半導体装置であって、内
部構造としてシート状のループ状アーチ・シートによらるごと
ナーリードと、ばインナーリードに一体化して差しし
リードフレームと組合せた同じくその内部構造と併用する
のを内側の電子部品とを差し、且つ、電子部品はインナー
リードの内側においてインナーリードに対して左右方
向反対して差けられており、電子部品の元位置に電子部
品を差け、電子部品を片止き用基板から取出す
。電子部品の内側部のあわせを片止き用基板から取出さ
れり、インナーリードに、該部品が積み重ねて置く

(1)

44-9-8265

180を設ける必要なく、図1(d)に示すような回転180を設けない風向のままでも良い。
[0010] 天井内1のニスはまだ100に使用のマーフフレーム130に、42×ニッケル-長合金を接着としたので、そして、図9(a)に示すような形状をもした。エッチングによりそれを加工されたりードフレーム130Aを用いたものであり、図13の部分や他の部分の底面より天井に形成されたインナーリード部131をもつ。ダムバー136は角度を止める用のダムとなる。且、図9(a)に示すような形状をもした。エッチングによりそれを加工されたりードフレーム130Aを、天井内においては用いたが、インナーリード部131と同部部133以外は基本的に異なるものであるから、特にこの部は常に固定されない。インナーリード部131の底面には40mm、インナーリード部133の底面には0.15mmでリードフレーム裏板の底面のままである。インナーリード部131以下の底面は0.15mmに限らず天に高い0.125m~0.50mm程度でも良い。また、インナーリードピッチは0.12mmと長いピッチで、これは底面の多点化に効果をもたらすものとしている。インナーリード部131の第2面131Aに複数枚でワイヤボンディングし長い点線となつておき、図1(b)に示すように、第3面131A \times 第4面131ACにインナーリード側へ凹んだ形状をしており、第2面131Ab(ワイヤボンディング面)を強くしても強的に引くものとしている。
[0011] 天井内においては、インナーリード131の長さが比較して、インナーリード131Bにヨレが見えてしまう。底面図9(a)に示すような、インナーリード131が長く、インナーリード131Bにヨレを生じる場合には、底面図9(a)に示すようにニッケルシーリング加工にしては良し、これが角度を止める方にヨレは生ずることを防いでいる。インナーリード131が短く、インナーリード131Bにヨレを生じる場合には、底面図9(a)に示すようにインナーリード先端部を遮断部131Bにて固定した状態にエッチング加工した後、インナーリード131底面再生テープ160で固定し(図9(c))、(d)にてプレスにて、ヨレが生じない位置の間に不満の遮断部131Bを外し、この状態でモザイクモードとしてモザイク状態を作り出す。図9(c)、(d)。
[0012] 次に天井内1の角度を止めるニスはその底面を図8に示すように底面に張り出する。元で、底面アーリードフレーム130Aを、インナーリード131底面の第2面131Abが底面に上にならうようにして固定した。(図8(e))。
次いでヨレを防ぐために、天井内1の底面を正面にして、ヨレが生ずるモザイクパッド135上に張り出します。ヨレが生ずるモザイクパッド135上に張り出します。

ました。 (図8 (b))
キヨハニテ110をダイバンド135に固定して
はタニテ110のきさ尺111とインテリーアーム
1元年のス2段とをクイク120にてコンデンシング
した。 (図8 (c))
はいて、這次の取出用工具140にて底面加工を行つた
後、不足なりードフレーム130を取出す。この工具は
出している工具をアレスにて取除し、キヨハニテ110をモ
ブリうとともにキヨハニテ133の頭部134をも取除
し、 (図8 (d))
19に示すドリードフレーム130のダブルバー131
フレーム尾137をモブリした。この後、リードフレー
ム底子110の内側の面にモビリのニ日からなるモビリ
138を接着してモビリを固定した。 (図8
(e))
いて、底子180をモブリ190を介してモビリの
面を磨うように、内側壁面に立けた。 (図8 (f))
ビヨハニテ110には、モビリ底子の溝のふくらみ子三
三がモビリすることにより取出用工具とモビリの底が
ぶら下がりモビリ底にクラシックが入り詰めてしま
ことがないようにするふくに釣けたものであるが、必
も必要としない。また、各部によろけ止に所定の数
いて行うが、キヨハニテ110のサイズで、直角、
ドアフレームの底子110の内側の底がモビリ底からモ
ビリ底まで封止した。
0131 本実験のモビリを既に用いられたるリードフ
レームの製造方法を以下、図にそって説明する。図11
はモブリの形状がモブリ形状とモブリ形状でモブリ
フレームの底子110をモブリするための、インテリ
モビリをもじ裏器におけるモビリ形状であり、こ
れをモブリフレームを示すモブリである図9
のD1-D2の底の底面におけるモビリ形状である
。111=1110はリードフレームとモブリ
1120Bはレジストバターン、1130はスー
ルフレームC0は底二の底口部、1150は第一の
1160は第二の凹版、1170は平底状態、1
ニッティング部底面を示す。次に、42mmニッケ
素からなり、厚さが0.15mmのリードフレ
ーム1110の底面に、五ヶ所に鉛ガリアリモブリ
本体にカゼインレジストをモブリした後、所定の
量を用いて、所定部位の第一の底口部113
をモブリ、42mmニッティング部底面を示す
1120Bをモブリした。 (図11 (a))
次に1130は、ほのニッティング加工において
フレームモブリ1110との底口部からベタ付に
フレームモブリ1110と底口部にモブリしたものの
ストの底二のモブリ1140は、インテリ
モブリをモブリしたもののものである。第一の底
0132、少なくともリードフレーム1110の
ドモブリをモブリをさしが、は工具において

て、テーピングの工場や、リードフレームを固定するランダム工場で、ベタはに日本とこれら部分的に遅くなつた部分との差違が非常にならぬ場合があるので、エッチングを行つエリアはインテリード先端の深さ加工部分だけにして大きめにとる必要がある。玄いて、底温57°C、比重4.8ボーメの酸化ホウ素水溶液を用いて、スプレー比2.5kg/cm²にて、レジストパターンが形成されたリードフレームスチールの面をエッチングし、ベタは(チリは)に疊とされた第一の比重1.150のGそれがリードフレーム部分の約2/3程度に達した所までエッチングを止めた。(図11(b))

以上第1回目のエッティングにおいては、リードフレーム
は1110の正面から同時にニッティングを行ったが、
少し高圧から両面にエッティングする必要はない。本
方式のように、第1回目のエッティングにおいてリード
フレームヨコは1110の正面から同時にエッティングする
時に、正面からエッティングすることにより、既にT3
2回目のニッティング時間を見下すため、レジスト
ターン920B側からのみの片面ニッティングの場合と
し、第1回目エッティングと第2回目エッティングのトー
ル時間がほとんど変わらぬので、第一の間にT3130
のさせられた第一の凹部150Dにニッティングを既に
180としての副エッティングなどのあうボットメルトコ
ンクス(ブレインクス)をニッキング部(ワックス..22...
R-WB6)を、ダイコータモリで、削除し、ベタ
(平手板)にさせられた第一の凹部150に埋め込
む。レジストパターン1120A上もまたニッティングだ
けで180にさせられたはめとした。(B11)

テングス底筋肉 L180ミリ、レジストパターン 112
と全長に匹敵する必要はないが、第一の凹部 L15
さむ一筋にのみ筋肉下ることに拘りしに、图 11
1) に示すように、ヌードの凹部 L150とともに、第
四脚部 L150即ち全長にエッティングを底筋肉 L180
示した上、ヌード内に底筋肉 L150
アルカリ性粘液のラックスであるが、筋肉に
チング時に貼付があり、ニッティング時にある程度の
左のもののが、ドミング、ドミに、上足ラックスに
丸めて、T.U.V.硬化型のものに組合してこのようにエ
ッティングを底筋肉 L160をインテーリード充電器の底筋
肉 L160ためのパターンが形成された底筋肉の右と左
の凹部 L150で固定することにより、先に述べ
テングス馬にヌードの凹部 L150が貼付されてお
ないようにしていらぐことに、不規則なニッティング
に対しても取扱いやすくなることをしており、スプレ
ーイ (2.5kg/cm²以上) とてうことがで
れによりニッティングが底筋肉に進行しましてくだ
れば、第 2 回目のニッティングを行なへば次第に
に貼付されたヌードの凹部 L160が筋肉側からリ
レーム部 L110をエッティングし、又はさせ、 50

インテリードモスクワ131人を拘束した。(S :
(E))

ス1回目のニッティング加工にて作成された。リードフレーム面に示すように、この面に示す2面はインテリード部にへこんだ凹部である。次いで、次々、ニッティング部を右側の端子レジスト部（レジストバターン1120A-1120B）の端子を元に、インテリード部を2131Aから左側に示す2面へと作成された図9（a）に示すリードフレーム130Aを作成した。ニッティング部を右側1120とレジスト部（レジストバターン1120A, 112801）の端子間に示すアトワム部に沿っておりおねぎ三した。

(0014) 55. 亂世の政治小説

に、本支支所に用いられる。インナーリード先端部又同に形成したリードフレームもエッチング加工により削り下る万字で、次に、図1に示す、インナーリードの第1圧131Aとモニタ部品との他の部分と同一に、又2圧131Aと2圧131ACと内側にて形成し、且つ、又面131AC、第4圧131ACをインナーリードの側に向かって並んだ形式に下るエッチング加工万字で、上述2圧131Aのキズは各圧のようパンプをもいてキズをニテモインナーリードの第2圧131Aとをなし、インナーリードと共に成形して成る。

第2回1.3.1.AとBインナーリード側に凹んだ見え
たした方がパンプ伝送の時の片手が大きくなる
図12に示すニッティング加工方法が取られる。図1
に示すエッティング加工方法は、第1回目のエッティング
では、図11に示す方法と同じであるが、エッティ
ング工具1180を第二の凹部1160側に近づけ
第一の凹部1150側から第2回目のエッティング
い、大きさを小さくして見なっている。図11と第1回目
のエッティングにて、第二回工具1140からのニッティング
充分に行っておく。図12に示すニッティング加工方
によってあらねたりードフレームのインナーリード先
端形状は、図6(b)に示すように、第2回33.
がインナーリード側にへこんだ凹みとなる。

151回、上図図11、図12に示すエッチング
法のように、エッティングを2段階にかけて行うエー
ク加工方法を、一概には2段エッティング加工方法
であり、又たび加工に用いた加工方法である。本尺
度いた図9(よ)に示す、リードフレーム130A
においては、2段エッティングで加工する。バッ
クモエットすることにより部分的にリードフレームニ
くしながら力を加工をもらう方ほどがに行してばら
り、リードフレームミズを削くした部分において
は、通常な加工ができるようにしてある。図1
12に示す、上記の方法においては、インナーリ
ズド131Aの外側加工には、又この凹部116
など、長時間にはうれさるインテリード方式の
に左右されるもので、例えば、底面は5.04mm

さて廻くと、図11(c)に示す、平均幅W1を100μmとして、インナーリード先端部ピッチ α が0.15mmまで加工可れとなら、幅 $100\mu m$ は区で廻くし、平均幅W1を70μm程度とすると、インナーリード先端部ピッチ α が0.12mm程度まで加工がでさうが、更に、平均幅W1のとり万々方でにはインナーリード先端部ピッチ α に更に良いピッチまでに加工が可能となる。ちなみに、インナーリード先端部ピッチ α を0.08mm、幅 $25\mu m$ で平均な40μm長さが得られる。

(0016) このようにエッティング加工にてリードフレームを作成する時、インナーリードの長さが短い場合は、本法工場でインナーリードのヨレが発生しにくい場合は、図9(a)に示す形状のリードフレームニッティング加工にて得るが、インナーリードの長さが長い、インナーリードにヨレが発生しやすい場合は、図9(c)(イ)に示すように、インナーリード先端部から距図9(c)1/3~1/2Bを抜け、ツイジデニリード先端部に距図9(c)1/3~1/2Bをもつて、半円状に切削した後にしてあはしたものを用て、半球状または台形に不必至るまで図9(c)1/2Bをプレス等により切断して図9(a)に示す形状を得る。尚、前述のように、図9(c)(イ)に示すものを切削し、図9(a)に示す形状にする場合には、図9(c)(ロ)に示すように、工具・薄片のため属性テープ1-6-0(ボリイミドテープ)を反覆する。図9(c)(ロ)のは試で、プレス等により距図9(c)1/3~1/2Bを切断するが、半球状等に、テープをつけた状態のままで、リードフレームに固定され、そのままで作業が止まる。尚、工具・薄片にて一切剥離力をもつておこう。

[0017] 本実児例の半径は半径に用いられたリードフレームのインチニードコードである。すなはち、図13(イ) (a) に示すようになっており、ニッティングテープを131Aと外の導W1にはばく離して互に別れた時の48W2よりほど大きくなっている。W1、W2 (約100μm)。もしこの部分の半径を半周以上の導Wよりも大きくなっている。このようにインチニードコードの半径は広くなつた所固尾はであるため、どミニコニコといつても半周ほどまで (図示せざ) とインチニードコードを
131Aとワイド120A-120Bによる半周 (ボンディング) がしまいものとなつてゐるが、エヌカタの場合はニッティング側面 (図13(ロ) (a)) をボンディング面にしていて、また、131Aとはニッティング面にて、による半周面、131Aとはリードフレーム側面 (121A、121B) にのつてある。ニッティングニコロ面がラビの無い面であらため、図13(ロ) (a) の場合は、片に丸み (ボンディング) 面が残り、出13(ハ) は既に图13(a)に示す加工方法にて削除されたリードフレームのインチニードコード半周131Cとよび表示 (図示せざ) とののはね (ボンディング) を示すものであるが、この場合はインチニードコード半周131Cと

の断面は平型ではあるが、この部分の断面形状の差
べ大きくなれない。また両面ともリードフレームを
てある。図版(ポンディング)断面は右端をカットシ
テングミミガタより劣る。図11-(二)はプレス(ニイ
シング)によりインナーリード元部品を飛曲化した時に
シング加工によりインナーリード元部品: 1331C
1331Dを加工したものの、ニエキニテ(表示せ
との部品(ポンディング)を示したものであるが、こ
れに付けるプレス歪曲が図に示すようにニモになつてゐた
ため、どちらの歪を用いて元部(ポンディング)して
6. 図11-(二)の(a)-(d)に示すように左側
(ポンディング)の間に反変形が悉く及ぶためにも右側に
らしきが多い。左、1331Aはニイシング歪んで

(10018) 次に支点外の肩形片止型キヨダを次の支点内を重ねる。図3 (a) ~ 図3 (c) に、それぞれ、
は支点外の肩形片止型キヨダを次の支点内の支点内に重ねて
ある。図3 (a) に示す支点内のキヨダを基に、支点外
のキヨダを基とし、ダイバッド135の位置が異なる
もので、ダイバッド135が左側に位置している。タ
イバッド135が右側に位置していることにより、支
点外に比べ、他の兄弟性が強めている。図3 (b) に
示す支点内のキヨダを基とし、ダイバッド135が左側
には位置しているものであり、支点外に比べ、他の兄
弟性が強めている。支点外1や図3 (a) に示す支点内
とに、キヨダモニ子110の向きが異なり、ワイドボンデ
イング面モリードフレームの裏面に並行している。図3
((c))~(d) ((e))~(f) に示す支点外は、"セフ
"の支点外1、図3 (a) に示す支点内、図3 (b) に
示す支点内において、キヨダの位置からなるキヨダを反
転し、足Eの面を底面基子部として用いているもので

けず、電子ビームを直接電子部として用いていいうもので
あり、回路二端を反応した構造となつてゐる。
〔0019〕次いで、東京電気の新規封止型電子管を
も示げる。図4-(a)は東京電気の新規封止型電子管は二
つの新規型であり、図4-(b)に図4-(a)のA-A-
Aにおけるインカーリード管の断面図で、図4-(c)は
図4-(a)のB-B-Bににおける電子管部の断面図であ
る。此、東京電気の半導体電子管は文書例1と同じに
同じとなるが、これは省略した。図4中、200Dにビューベ
ニク、210Dに半導体2子、211Dに電極網(パン
ド)、220Dにワイヤ、230Dにリードフレーム、23
1Dにインカーリード、232Dにアモルファス、233Dに半
導体2子、234Dにアモルファス、235Dにアモ
ルファス、236Dに電子管部、237Dに電子管部、238Dに封
止部、239Dに上封止部、240Dに封止用樹脂、270Dは
半導体封止テープある。此、東京電気の二種類は区別におい
ては、リードフレーム230Dはダイバットを付たないも
ので、半導体2子210Dにインカーリード231Dとし
ては半導体封止テープ239Dにより固定されており、半
導体210Dは半導体2子210Dの半導体(パンド)211

例にワイド220により、インテリード231の第2面231へもどる場合をとっている。本実験例2の場合は、実験例1と同様に、ニッケル電極200とおもて面と、の電気的ながんばり、電子E233の元電極に並びられたヒサボシのニッケルからたらうす実電233Aを介してプリント基板可へたのであることにより行なわれた。

(00201) また、右実施例2のキヤウド面上に、図10 (a)、10 (b)に示す、ダイバードを用たない、ニッテンングにより左右に加工されたリードフレーム230Aを用いたもので、その左右方に実施例1とは同じ位置であるが、異なる点は、実施例1の場合はにせばにテモインテーリードに固定した状態でワイヤボンディングを行い、右端封止しているのにに対し、右実施例2の場合には、半導体210をインテーリード231とともに高発泡異形テープ270上に固定した状態で、ワイヤボンディング工程を行い、右端封止しているのである。即ち、右端封止後のプレスによる不満足部分のややコテ部の左端には、又実施例1と同様である。図10 (c)に示すリードフレーム230Aを用るには、図9 (a)に示すリードフレーム230Aを左右に並べて用意する。即ち、図10 (a)に示すエンデンゲージニアれた状のものを用ひ、図10 (b)に示す反対に用いる。この時、図10 (c) (d)に示すように、まず、両端のため半径ニードル260 (ポリイミドテープ)を支用する。

(0,0,2,1)をS(2)～S(c)に、元元外2の二
区はまだの父兄例半子は次の断面区である。S(2)
(2)に示す元元外2の半子はS(2)に、一区はS(2)の向きが
S(2)(2)で、S(2)を示すS(2)を下側にしている。
およびワイヤーベンディングモリードフレームのS(2)を
に広げてS(2)で元元外2の半子はS(2)と異なる。S(2)
(2)。S(2)(c)に示す元元外2の半子は、それが
元元外2の半子は、S(2)(2)に示す元元外2の半
子はS(2)においてS(2)の半子はS(2)からなるS(2)を示す
て、S(2)のS(2)をS(2)の半子として用いているのであ
る。S(2)にがなく、S(2)はS(2)のS(2)をS(2)から
に示してS(2)。チヌダ等でのS(2)のチェックがし
いS(2)となつていて、

〔0.6.22〕次いで、天王所工の工場見学がなされた。
を開始する。図6-(a)は天王所工の工場見学がなされた
工場の正面であり、図6-(b)は図6-(a)のAS-A
6におけるインテーリード門の正面である。図6-(c)
は、図6-(a)のSS-B 6におけるエントリ門の正面であ
る。尚、天王所工のエントリ門の内側は天王所工とは逆
同じところである。図には示した。図6中、300はエント
リ、310はモード室、312はパンプ、330は
リードフレーム、331はインテーリード、331Aは
は第1面、331A Bは第2面、331A Cは第3面
331A Dは第4面、332はステータ、333は電
子部、333Bは側面、333Cは上面面、340は

以上現在、350には複数用テープである。これを各々の特性を基に分けて、それはまた3.10に、パンダ3.11によりインナーリード3.31の次2番3.31Aとしに置き換る。実際にインナーリード3.31と呼ぶといふ。リードフレーム3.30は、図10(a)、図10(b)に示すかたのもので、図11に示すニッケルゲエにより作成されたものを示している。図10(a)、(b)に示すように、インナーリード3.31の底面はW1A、W2A(約100μm)ともこの部分の底面は万円の形のWAよりも大きくなっている。また、インナーリード3.31の次2番3.31Aはインナーリードの内側に向かって凹んだ形状で、次1番3.31Aとが接であることより、インナーリードの角丸化に付随してあるとともに、インナーリード3.31の次2番3.31Aとにおいて、モザイクとパンプにて各筋に沿うる口には、図10(c)、(d)のように形状が異なるものとしている。また、モザイク内側の場合は、モザイク1やモザイク2の大きさと併せて、モザイク3.30とモザイク3の平均的な大きさは、モザイク3.30を最初に受けられたときに(モザイクからなるモザイク3.30)を介してプリント基板へ向むけられることにより行われる。

(0022) 天竜内1のモード回復には、天竜内1のモード回復時にモード回復の当さと長さとに異なり、図1-2に示すニッティングにより内筒加工されたツイニヒスピリームを用いたものであらうが、モード回復回数は10回位の範囲内にはほぼ同じ工数であらう。異なる点は、天竜内1のモードは天竜の手巻きにはモード回復モードをインナーリードに固定した状態でワイヤボンディングを行い、本件特許しているのに反し、本件内筒3のモードは天竜の手巻きには、モードはステップ3-10をインナーリード3-3-1にハングルを介して固定して天竜的に形成したスリット部に止めているのであらう。一方、本件特許はのブランクによる平手部分の切替、電子部の左右に、天竜内1のモード回復の当さと長さと同じである。

(0024) 86 (g) に於ける 1984 年度の統計


馬鹿がばなざるの所を留である。図6 (d) に示す支那
内華北方面は、支那門の半ばは北洋において、エコ
ウの半日からうらも四日をかけて、支那門の西を北洋
へ戻として走りていらるものである。支那門を東北して支
那門上層の西を北洋を北に突出しているエコウチ
ヌタモでのはそのチニックがしつい所だとなっている。
更にこのエコウチの東北を北洋を北に走らうと上
部からチニックしない所とてうことである。


(10025) はいで、支点側の取扱止型を用ひて支
を上げる。図7 (a) は支点側の取扱止型を用ひ
ての状態であり、図7 (b) は図7 (a) の A7-A
8におけるインテーリード部の状態で、図6 (c)
に図6 (a) の A7-B8における矩形E区の状態であ
る。一方、支点側の主張子部の内側にスラスト
面がある。図では示した。図7中、400は子母
棒、410は主張子、411はバッド、430は


| | | |
|---------------------|----------|--|
| 引出 | | |
| 190 | ードフレームラミ | |
| 52 | 1331A6 | |
| 260 | イニシグ | |
| 使用テープ | 1410 | |
| 270 | ードフレームラミ | |
| 空固定用テープ | 1420 | |
| 350 | オトレジスト | |
| 使用テープ | 1430 | |
| 470 | ジストバターン | |
| 620 | 1440 | |
| 1110 | ンターリード | |
| ードフレームラミ | 1510 | |
| 1120A, 1120B | ードフレーム | |
| ジストバターン | 1511 | |
| 1130 | イバッド | |
| 一の端口部 | 1512 | |
| 1140 | ンターリード | |
| 二の端口部 | 1512A | |
| 1150 | ンターリード元 | |
| 一の凹部 | 1513 | |
| 1160 | クターリード | |
| 二の凹部 | 1514 | |
| 1170 | ムバー | |
| 端状面 | 1515 | |
| 1180 | レーム部(内面) | |
| シテングラミ | 1520 | |
| 1320B, 1320C, 1320D | 底板 | |
| イテ | 1521 | |
| 1321B, 1321C, 1321D | 底部(バッド) | |
| カミ | 1530 | |
| 1331B, 1331C, 1331D | イ | |
| シテーリード元 | 1540 | |
| 1331A2 | 止用面 | |

{ 11 }


~~XXXX~~ = 5 - 2 : 2









(E10)



(E11)



(E15)



131

